
SRINIVAS INSTITUTE OF TECHNOLOGY LIBRARY, MANGALORE

Fourth Semester BE (CSE/ISE) COMPUTER ORGANIZATION - CSE46 MODEL QUESTION PAPER

Time: Three Hours

Answer any five full questions: All questions carry equal marks



- b) Explain how the performance of the computer can be measured.
- (6 Marks)

(8 Marks)

5 Maximu

& TECHNOLOG

c) Explain the following

(6 Marks)

- i) Byte addressability
- ii) Big-endian assignment
- iii) Little-endian assignment
- 2 a) Register R5 is used in a program to point to the top of the stack. Write a (12 Marks) sequence of instructions using the index, auto increment and auto decrement addressing modes to perform each of the following tasks
 - i) pop the top two items of the stack, add them and then push the result onto the stack
 - ii) copy the fifth item from the top into register R3
 - iii) remove the top ten items from the stack
 - b) Consider the following possibilities for saving the return address of a (8 Marks) subroutine:
 - i) In a processor register
 - In a memory location associated with the call, so that a different location is used when the subroutine is called from different places.
 - iii) On a stack

Which of these possibilities supports subroutine nesting and which supports subroutine recursion?

- Three devices, A, B, and C, are connected to the bus of a computer. I/O transfers for all three devices use interrupt control. Interrupt nesting for devices A and B is not allowed, but interrupt request from C may be accepted while either A or B is being serviced. Suggest different ways in which this can be accomplished in each of the following cases.
 - i) The computer has one interrupt-request line.
 - ii) Two interrupt-request line, INTR1 and INTR2, are available, with INTR1 having higher priority.

Specify when and how interrupts are enabled and disabled in each case.

(6 Marks)

b)	Explain DMA.	(v minis)
c)	What is bus arbitration? Explain two methods of bus arbitration.	(8 Marks)
4. a)	Explain synchronous DRAM with a neat diagram	(10 Marks)
b)	What is a cache? Explain any two cache mapping functions.	(10 Marks)
5. a)	Explain carry-lookahead adder. Write the number of gate delays required to perform n bit addition using ripple-carry adder and carry-lookahead adder.	(10 Marks)
b)	Explain Booth's algorithm. Multiply two numbers -13(multiplicand) and 11(multiplier) using normal and Booth's multiplication method.	(10 Marks)
6. a)	With a neat diagram explain floating point addition/subtraction unit.	(10 Marks)
b)	With a neat diagram explain the hardwired control unit	(10 Marks)
7. a)	Explain 3-bus organization of the data path with a neat diagram and write the control sequence for the instruction ADD R4, R5, R6 for the 3-bus organization.	(10 Marks)
b)	Write a flowchart of a microprogram for the instruction - Add src, Rdst.	(10 Marks)
8.	Write Short notes on $(4 \text{ X5} =$	20Marks)
a)	Embedded system	
b)	Assembler directives	
c)	ROMs	
d)	SCSI bus	

(b) Explain virtual memory concept with virtual memory address translation

5. (a) Explain set associative mapping techniques, used in cache memory. (6 Marks)

(c) Explain clearly the boothin algorithm for a signed number multiplication.

(b) A block set associative cache consists of a total of 128 blocks divided into 64 sets. The main memory contains 4096 blocks, each consisting 16 words. Write how many bits are there in each of the TAG, SET and WORD fields?

(c) Explain SRAM memory cell using CMUS transistors.

technique.

(9 Marks)

(6 Marks)

(10 Marks)

Contd.... 2

- 6. (a) Explain general rules for moaning point
- (b) Explain the non restorry division algorithm. Using this algorithm calculate quotient and remainder, considering devidend, divisor as 1000 and 0011 (9 Marks) respectively.
 - (c) Explain causes for pipeline stall.

(6 Marks)

- 7. (a) How instruction pipelining increases performance of system? Explain this idea with 4-stage pipeline.
 - (b) Compare RISC and CISC processor.

(5 Marks)

- (c) Explain magnetic disk principle and organization of data on disk. (5 Marks)
- Write short notes on the following: 8.
 - a) Array processor

: !

- b) Bus and Ring topology in Law.
- c) FAST Adder Circuits

d) Register structure in 8086.

(4×5=20 Marks)

5

6

ъG

er 38

(8)

ks)

ks)

ks)

Fourth Semester B.E. Degree Examination, July/August 2004 BM/EC/IT/TE/ML/EE/CS/IS Computer Organisation

Time: 3 hrs.]

[Max.Marks: 100

Note: 1. Answer FIVE Questions. 2. All questions carry equal marks.

1. (a) Consider the memory system of a computer storing the following data:

Address in Hex	 Data stored (binary
2000	00111000
2001	00110100
2002	00110010
2003	00111001

Interpret the storage as numbers in the manner indicated below and find their decimal values in each case.

- i) Big-endian storage of 2 hex words of 4 digits each
- ii) Big-endian storage of 2 BCD words of 4 digits each.
- iii) Little endian storage, in ASCII, of a 4 digit signed hex word.
- iv) Little endian storage, in ASCII, of a 4 digit BCD word. (2 = *4=10 Marks)
- (b) Give reasons to justify using, generally,
 - i) Single address instructions in 8 bit CPU's
 - ii) Double address instruction in 16-bit CPU's
 - iii) Three address instructions in RISC systems

In each of these systems give assembly language programs for performing the operation :

data at mem A + data at meb B \rightarrow memC.

(10 Marks)

- 2. (a) What do you understand by stack frames? Discuss their use in sub-routines.
 - (b) Write an assembly program to multiply 2 memory arrays and store their result in a third memory array:

$$a(i) \cdot b(i) = c(i)$$
 for $i = 0$ to $n - 1$.
Consider load/store and 3-address system.

(10 Marks)


- 3. (a) Explain how interrupt request from several I/O devices can be communicated to a processor through a single INTR line.
 - (b) Which type of 1/o devices are interfaced through DMA? Explain the bus arbitration process used for DMA.

(10 M 1, Ks)

CS46 Page No... 2

4. (a) Explain the general features of interfacing a parallel I/o port to a processor. (10 Marks)

(b)




Consider the daisy chain arranement shown in fig Q.4b in which the bus request signal from the I/O is directly fed back as bus grant signal. Assume device IO/3 requests the bus and begins using it. When the device is finished, it deactivates BR3. Assume the delay from BG_i to BG_{i+1} in any device is d. Show that a spurious bus-grant pulse will travel down stream from device 3. Estimate the width of this pulse.

- 5. (a) Describe SDRAM and DDR SD RAM operations for data transfer between main memory and cache memory systems.
 - (b) Consider a processor running a program 30% of the instructions of which require a memory read or write operation if the cache bit ratio is 0.95 for instructions and 0.9 for data. When a cache bit occurs for instruction or for data, only one clock is needed while the cache miss penalty is 17 clocks to read/write on the main memory. Work out the time saved by using the cache, given the total number of instructions executed is 1 million.
 - 6. (a) Work out the multi level look ahead carry scheme for doing a 32 bit number addition How many gate delays are required to do the complete addition in (10 Marks)
 - (b) The hexa decimal value of π is 3.243F6A8885A308D3... Work out the IEEE standard representation (IEEE standard 754-1985) of π in single and double
 - 7. (a) Show the basic organisation of a CPU in terms of registers and other units for a single bus data path CPU. In such a CPU, show the complete action of the CPU in fetching and executing the instruction.

Load R_1 from memory data at A, where A is a memory address. Assume the instruction is in one process or word. Indicate the control signals to be used at each stage of execution. ,10 Marks

- (b) Explain the basic concept of micro programmed control.
- 8. (a) With a block diagram explain the general requirements of a microwave over OR a digital camera.
 - (b) Write short notes on any TWO.
 - A good method of hardware multiplication
 - SCSI bus
 - iii) Virtual memory

5.5 Mar 85



Time: 3 hrs.l

[Max.Marks: 100

Note: Answer any FIVE full questions.

- 1. (a) Explain different functional units of a digital computer.
- (6 Marks)
- (b) List and explain the developments made during different generations of (8 Marks) computer.
- (c) What is a bus? Explain single bus structure in an architecture.
- (6 Marks)

- 2. (a) Explain the following:
 - Byte addressability i)
 - Big-endian assignment

(6 Marks)

iii) Little-endian assignment.

- (8 Marks)
- (b) What is an addressing mode? Explain different addressing modes.
- (6 Marks)
- (c) What are assembler directives? Explain any two directives. 3. (a) Explain i) Logical ii) Shift iii) Rotate instructions with examples.(6 Marks)
 - (b) Explain with an example, usage of stacks in a nested subroutine calls.(8 Marks)
 - (c) Write an assembly language program to solve an expression $ax^2 + bx + c = 0$ using two addressing modes.
- 4. (a) Explain any two methods of handling multiple I/O devices.
- (6 Marks)
- (b) Why bus arbitration is required? Explain with block diagram bus arbitration using daisy chain.
- (c) With a block diagram, explain, how a keyboard is connected to a processor.

(6 Marks)

5. (a) How read and write operation takes place in $1K \times 1$ memory chip? Explain. (6 Marks

(S Marks

- (b) Explain any two cache mapping functions.
- (c) What are the keyfactors that affect the performance and cost of a computer with respect to memory? Explain briefly.
- 6. (a) Explain the working principles of magnetic disk.

is Marks

(b) Give Booth's algorithm to multiply two binary numbers. Explain the working of algorithm taking an example.

Contd.... 2

- 7. (a) Show the control sequences for execution of Add (R3), R1 and explain.(6 Marks)
 - (b) Explain the IEEE standards for floating point number. (8 Marks)
 - (c) With block diagram, explain the working of microwave oven in an embedded system.

 (6 Marks)
- 8. Write short notes on:

(5×4=20 Marks)

- i) Microprogrammed V/s hardwired control
- ii) Virtual memory
- iii) SCSI bus
- iv) Multiprocessors and multi computers.

** * **



Fourth Semester B.E. Degree Examination, July/August

Common to BM/EC/EE/TE/ML/IT/CS/IS

Computer Organisation

...ne: 3 hrs.l

[Max.Marks: 100

Note: Answer any FIVE full questions. All questions carry equal marks.

- 1. (a) Discuss the various generations through which the computers have evolved to the present stage. Indiate the important technological features and devices that characterised each generation.
 - (b) Distinguish between unsigned and signed integers. With examples, indicate when each type of integers will be useful.
 - (c) An integer of 32 bit size is stored in memory location in the little endian fashion. Indicate using a pseudo program, how a big endian 16-bit processor could rearrange the number and store it property for its use, back in the same (6 Marks) location.
- 2. (a) Using register transfer notation, and concept of indirect addressing of memory, show how you can rearrange an ascending sorted data array to a descending sorted array in the same memory locations. Assume the array elements are of 16-bit size, and the processor system is also 16 bit size.
 - (b) Consider the following:
 - A subroutine may required the parameters passed to it (from the main program), in a random order and more than once.
 - ii) A stack is a data structure in memory, from which the data can be accessed in a lIFO order and obviously ten stack is not a suitable data structure for handling subroutine parameters.
 - iii) Yet, passing subroutine parameters through stack is perhaps the commonest way of handling subroutine parameters.

What mechanism is employed so that the parameters are made randomly accessible to the subroutine from the stack? Explain with an example.

(10 Marks)

Show a circuit arrangement, whereby several devices may interrupt a processor on a single interrupt request line.

If it is required to handle the device interrupts on a fixed priority basis, indicate in detail

- A hardware based method
- A software based method for addressing this requirement.

(10 Marks)

xplain the hardware registers that are required in a DMA controller chip. 'hy is it necessary for a DMA controller to be able to interrupt the processor? splain.

Cont.3.... 2

- 4. (a) Explain the significant features of any ONE of the following bases:
 - i) PCI ii) SCSI iii) USB.

(10 Marks)

- (b) Discuss the different types of RAM's bringing out their salient features. Give some idea of their speeds and relative costs.
- 5. (a) Consider a processor system with 32 bit address capability, using 64 KB of cache, arranged to operate as a 4 way set associative cache. Work out the logic which determines cache hit or miss for this system. Assume you have 20-bit comparators available for the purpose.
 - (b) Describe the circuit and operation of a 4 bit carry look ahead adder. Compare the computational time, in terms of gate propagation times for a 32 bit adder using
 - i) 8 numbers of 4-bit carry look-ahead adders.
 - ii) 4 numbers of 8-bit carry look-ahead adders.

Assume no second level of look-ahead-carry generation.

(10 Marks)

- 6. (a) Indicate the computational details of multiplying two 4-bit numbers 1011 and 0101 using Booth's algorithm. Verify the result obtained. (10 Marks)
 - (b) Give the basic features of the IEEE floating point number standard. (10 Marks)
- 7. (a) Give the details of the system and the control signals for executing the following functions in a processor
 - i) $MOV R_1$ to R_2
 - ii) $LD M_1$ to R_2 or $ADD R_1$ to R_2 .

(10 Marks)

- (b) Give a brief out line of the sequence of actions produced by a processor to fetch and execute an unconditional branch instruction in terms of the specific control signals produced at each clock during the whole process. (10 Marks)
- 8. (a) Indicate the various steps in designing either the hardwired control for a microprocessor or microprogrammed control for a microprocessor. (10 Marks)
 - (b) Describe the salient features of a simple microcontroller that can be embedded in systems like microwave ovens.

NEW SCHEME

Reg. No. AUP 03 CS

Fourth Semester B.E. Degree Examination, January/February 2006 Common to BM/EC/EE/TE/ML/IT/CS/IS **Computer Organisation**

Time: 3 hrs.)

(Max.Marks: 100

	NOTE: 1. Answer any FIVE full questions.			
		2. All questions carry equal marks.		
1.	(a)	Explain in brief the evolution of computer system.	(6 Marks)	
	(b)	What is pipelining? How does it improve the performance?	(8 Marks)	
	(c)	Write a short note on multiprocessor and multi computers.	(6 Marks)	
2.	(a)	Explain various types of rotate instructions	(6 Marks)	
	(b)	Explain the features of RISC processor.	(8 Marks)	
	(c)	Write the instruction format MOV AX CX instruction.	(6 Marks)	
3.	(a)	What are condition code flags? Explain the use of them.	(6 Marks)	
	(b)	Explain basic instruction types with the help of examples.	(4 Marks)	
	(c)	What is an addressing modes? Explain different types of addressing modes	des. (10 Mar ks)	
4:	(a)	Draw and explain the timing diagram for modified synchronous input data with multiple clock cycles.	a transfer (6 Marks)	
	(b)	Which type of I/O devices are interfaced through DMA? Explain the bus-process used for DMA?	arbitation (10 Ma rks)	
	(c)	Give comparison between memory mapped I/O and I/O mapped I/O.	(4 Marks)	
5 .	(a)	Explain various types of SCSI bus termination.	(5 Marks)	
	(b)	Explain the features of USB.	(5 Marks)	
	(c)	Describe SDRAM and DDR SDRAM operations for data transfer betweenmemory and cache memory system.	en main (10 Marks)	

6. (a) In a two level virtual memory, $tA_1=10^{-7}$ and $tA_2=10^{-2}S$. What must be the hit ratio 'H' in order for the access efficiency to be atleast 90 percent of its maximum possible value. (5 Marks)

Conta .. 2

() and the second of the seco

(b) Compare flash drives with hard disk drives.

(5 Marks)

- (c) Draw the disk controller interface connection and explain the major functions of disk controller. (10 Marks)
- 7. (a) Write a short note on look ahead carry generator.

(5 Marks)

(b) Explain how Booths algorithm is suitable for signed number multiplication in comparison of conventional shift and add method.

(10 Marks)

(c) Draw and explain typical hardwired control unit.

(5 Marks)

- 8. (a) Draw and explain the multiple bus organisation. Explain its advantages. (10 Marks)
 - (b) With a block diagram, explain the operation of a digital camera?

(10 Marks)

** * **

3

Page :	No. 1	CS/IS46
		USN
		NEW SCHEME
		Fourth Semester B.E. Degree Examination, July 2006 EC/TE/EE/IT/ML/BM/CS/IS
		Computer Organization
Tiı	ne:	3 hrs.] [Max. Marks:100
		Note: I. Answer any FIVE full questions. 2. Answer should be brief and to the point.
1	a. b. c.	Distinguish between: i) Pipelining and super scalar operation ii) CISC and RISC iii) Multiprocessors and multicomputers. (09 Marks) Explain clearly SPEC Rating and its significance. (03 Marks) Convert the following pairs of numbers to 5 bit signed 2's complement binary numbers and add them. State whether an overflow occurs in each case. i) -14 and 11 ii) -10 and -13. (04 Marks) Discuss the two ways in which byte addresses are assigned across words. (04 Marks)
2	a. b.	Explain with a specific example how a stack frame is built and dismantled for a particular invocation of a subroutine. Which of the following possibilities for saving return address of a subroutine support subroutine nesting and which support subroutine recursion and why? i) in a processor register ii) in a memory location associated with call iii) on a stack. (04 Marks) Explain clearly the Bus Arbitration Methods. (08 Marks)
3	a. b.	Draw a combined input / output interface circuit and explain the different operations clearly. (10 Marks) Consider a synchronous bus that transfers data in one clock cycle. Address transmitted by the processor appears on the bus after 4 papears and the bus after 4 papears on the bus after 4 papears.

- propagation delay on the bus varies from 1 to 5 nanoseconds, address decoding takes 6 nanoseconds. Addressed device takes 5 to 10 nanoseconds to place the data on the bus. Input buffer needs 3 nanoseconds setup time. Estimate the clock speed at which this bus can operate.
- c. Distinguish between the processor clock speed and bus clock speed and explain why the disparity occurs between the two. State the values of the above in a modern computing system. (06 Marks)
- Discuss the main phases involved in the operation of SCSI bus in detail. 4
 - (10 Marks) Explain the operation of a split bus with a diagram. (05 Marks)
 - With a diagram explain USB packet format clearly. (05 Marks)

- Draw a block diagram for 8m X 32 memory system using 512 k X 8 memory 5 (08 Marks) chips and explain its operation.
 - b. Discuss direct mapped, associative mapped and set associative mapped (08 Marks) CACHE memory system with suitable diagrams. (04 Marks)
 - Define Hit Rate and Miss Penalty.
- Show the organization of a typical associative mapped TLB and explain how 6 address truncation takes place.
 - Explain the organization and how data is accessed from a disk. State the typical values for recording surfaces, tracks, sectors, bytes / sectors, access (10 Marks) time in a disk.
- Discuss the Booth's Multiplication Algorithm with an example. (10 Marks) 7 a.
 - With a clear diagram explain the floating point addition subtraction unit. (10 Marks)
- With a diagram which shows the separation Decoding and Encoding functions. 8 (10 Marks) Explain hard wired control
 - With a block diagram explain an embedded processor with all the salient (10 Marks) blocks and their functions.

Fourth Semester B.E. Degree Examination, June / July 08 **Computer Organisation**

Time: 3 hrs.

Max. Marks:100

Note: Answer FIVE full questions, choosing at least two questions form each part. .

PA	RT	_	A

4		**************************************	
I	a.	With a neat diagram explain different processor registers.	(08 Marks)
	b.	Explain the important technological features and devices that characterized each	generation
		The state of the control of the characterized cach	generation
		of computers.	(08 Marks)
	C.	Discuss two ways in which byte addresses are seeing 1	(04 Marks)

a. What is an addressing mode? Explain different generic addressing modes with an example 2 (08 Marks)

b. Define subroutine. Explain subroutine linkage using a link register. (06 Marks)

c. Explain the shift and rotate operations with examples. (06 Marks)

3 a. Explain the followings:

i) Interrupt concepts

ii) Interrupt hardware. (06 Marks)

b. Define exceptions. Explain two kinds of exceptions. (04 Marks)

c. What is the necessity of bus arbitration? Explain the different methods of bus arbitration. (08 Marks)

d. Define the following:

i) Cycle stealing

ii) Burst mode. (02 Marks)

4 a. Explain the important functions of input /output interface. (03 Marks)

b. With a neat block diagram, explain a general 8 bit parallel interface circuit.

c. Explain the followings with respect to USB. (08 Marks)

i) USB architecture

ii) USB addressing

iii) USB protocols.

(09 Marks)

PART - A

a. With the block diagram, explain the operations of a 16 megabit DRAM configured as 5 $2M \times 8$. (06 Marks)

b. Explain different mapping functions used in cache memory.

(10 Marks)

c. What do you mean by memory inter leaving? Explain.

(04 Marks)

a. What do you mean by address translation? Explain how TLB is used to implement virtual 6 memory. (08 Marks)

b. Mention four major functions of disk controller on disk drive side.

(04 Marks)

c. Explain how a 16 - bit carry look ahead adder can be built from 4 - bit adder.

(08 Marks)

a. Show the multiplication of (+ 13) and (- 6) using multiplier bit pair recoding technique. 7

b. Differentiate between restoring and non restoring division.

(06 Marks) (04 Marks)

c. Explain the IEEE standard for floating point number representation.

(10 Marks)

a. Write and explain the control sequences for execution of following instruction. Add (R3), R1.

(06 Marks)

b. With neat diagram, explain three bus organisation and write control sequence for the instruction

 $Add\ R_1,\,R_2,\,R_3.$

(08 Marks)

c. Differentiate between hardwired and micro programmed control.

(06 Marks)



Fourth Semester B.E. Degree Examination, Dec.08 / Jan.09 Computer Organization

Time: 3 hrs. Max. Marks:100

Note: Answer FIVE full questions, selecting at least two questions from each Part A and Part B.

Part A

- 1 a. Explain the different functional units of a computer with a neat block diagram. (10 Marks)
 - b. Write the basic performance equation. Explain the role of each of the parameters in the equation on the performance of the computer. (05 Marks)
 - c. Represent the number 81234561 in 32-bit Big-endian and little-endian memory organization. (05 Marks)
- 2 a. What is the need for an addressing mode? Explain the following addressing modes with examples: immediate, direct, indirect, index, relative. (07 Marks)
 - b. What is subroutine linkage? How are parameters passed to subroutines? (06 Marks)
 - c. What is a stack frame? Explain. (07 Marks)
- 3 a. Discuss the different schemes available to disable and enable interrupts. (06 Marks)
 - b. How are simultaneous interrupt from more than one devices handled? (06 Marks)
 - c. What does the term "cycle steating" mean? (02 Marks)
 - d. Write a note on any one bus arbitration scheme. (06 Marks)
- a. Draw and explain the block diagram of a typical serial interface. How does it compare with a parallel interface? (10 Marks)
 - b. Explain the main phases involved in SCSI bus operation. (10 Marks)

Part B

- 5 a. Differentiate between SRAM and DRAM. (02 Marks)
 - b. Sketch and explain the internal organization of a 2M×8 dynamic memory chip. (07 Marks)
 - c. Explain any one cache mapping function. (05 Marks)
 - d. A computer has byte addressable memory with a cache that can hold eight 32-bit words. Each cache block consists of one 32-bit word. The following sequence of hex addresses are read during program execution:

200, 204, 208, 2OC, 2F4, 2FO, 200, 204, 218, 21C, 24C, 2F4

Assuming that the cache is initially empty, show the contents of the cache if

- i) direct mapping is used ii) associative mapping with LRU replacement is used. (06 Marks)
- 6 a. Draw a block diagram and explain how a virtual address from the processor is translated into a physical address in the main memory. (05 Marks)
 - b. Write notes on: i) Optical technology used in CD systems ii) RAID Disk arrays. (08 Marks)
 - c. Draw a figure to illustrate and explain a 16-bit carry look ahead adder using 4-bit adder blocks. Show that the carry and sum are generated in 5 and 8 gate delays respectively.

(07 Marks)

- 7 a. Draw the hardware implementation of Booth's multiplication algorithm. (04 Marks)
 - b. Trace the steps in the above implementation to multiply -5×-4 . (05 Marks)
 - c. Illustrate the steps for non-restoring division algorithm on the following data: dividend = 1011, divisor = 0101. (05 Marks)
 - d. If A and B are two single precision floating point numbers where A = 44900000H and B = 42A00000H

Show the results of (A+B) and (A-B).

(06 Marks)

- 8 a. Draw a figure of the single bus organization of the processor unit. (04 Marks)
 - b. List the actions needed to execute the instruction Add R1, (R3). Write the sequence of control steps to perform the actions for a single bus structure. Explain the steps. (10 Marks)
 - c. Compare hardwired control unit with micro programmed control unit. (06 Marks)





Fourth Semester B.E. Degree Examination, June-July 2009 Computer Organization



Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART - A

1 a. Explain the function of processor registers with a block diagram.

(08 Marks)

- b. Write the basic performance equation. Explain the role of each of the parameters in the equation on the performance of the computer. (07 Marks)
- c. Show how the operation C = A + B can be implemented in a single accumulator computer by (i) Three-address instruction (ii) Two-address instruction (iii) One-address instruction (05 Marks)
- 2 a. What is an addressing mode? Explain register, indirect, index addressing modes with an example for each. (08 Marks)
 - b. What is subroutine linkage? Explain with an example, subroutine linkage using linkage register. (07 Marks)
 - c. Register R1 and R2 of computer contain the decimal value 1200 and 4600. What is the effective address of the source operand in each of the following instructions?
 - i) Load 20(R1), R5
 - ii) Hove # 3000, R5
 - iii) Store R5, 30(R1, R2)
 - iv) Add -(R2), R5
 - v) Subtract (R1)+, R5

(05 Marks)

- 3 a. Explain with a diagram, how interrupt request from several I/O devices can be communicated to a processor through a single INTR line. (08 Marks).
 - b. How can the processor obtain the starting address of different interrupt-service routines using vectored interrupts? (04 Marks)
 - c. Why is bus arbitration required? Explain with block diagram bus arbitration using Daisy chain.

 (08 Marks)
- 4 a. Explain with a block diagram a general 8 bit parallel interface.

(08 Marks)

- b. With the help of data transfer signals explain how a real operation is performed using PCI bus. (08 Marks)
- c. Explain briefly bus arbitration phase in SCSI bus.

(04 Marks)

PART - B

5 a. Draw the organization of a $1K \times 1$ memory cell and explain its working.

(08 Marks)

b. Explain the working of a single-transistor dynamic memory cell.

(07 Marks)

c. Calculate the average access time experienced by a processor if a cache bit rate is 0.88, miss penalty is 0.015 milliseconds and cache access time is 10 microseconds. (05 Marks)

- 6 a. Show the organization of virtual memory address translation based in fixed-length pages and explain its working.

 (08 Marks)
 - b. How can performance and reliability be improved using RAID technology? (04 Marks)
 - c. Explain the design of a 4-bit carry-look ahead adder. (08 Marks)
- 7 a. Explain Booth's algorithm. Multiply 01110 (+14) and 11011 (-5) using Booth's multiplication. (10 Marks)
 - b. Write the algorithm for binary division using restoring division method. (04 Marks)
 - c. List the rules for addition, subtraction, multiplication and division of floating point numbers.
 (06 Marks)
- 8 a. Write and explain the control sequences for execution of an unconditional branch instruction. (10 Marks)
 - b. Explain with block diagram the basic organization of a microprogrammed control unit.

 (08 Mar
 - c. What are the modifications required in the basic organization of a microprogrammed control unit to support conditional branching in the microprogram. (02 Marks)

* * * * *

Fourth Semester B.E. Degree Examination, Dec.09/Jan.10 Computer Organization

Time: 3 hrs. Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART - A

- 1 a. With a neat diagram, explain in detail the functional units of a computer. (10 Marks)
 - b. How the performance of a computer is measured? Assuming that the reference computer is Ultra SPARCIO workstation with 300MHz Ultra SPARC-IIi processor. A company has to purchase 500 new computers, hence ordered testing of a new computer with SPEC2000 (run on reference as well as new computer). Following observations were made.

	Programs	Runtime on reference computer	Runtime in new computer
	1	50 Minutes	5 Minutes
	2	75 Minutes	4 Minutes
-	3	60 Minutes	6 Minutes
	4	30 Minutes	3 Minutes

The company's system manager will place the orders for purchasing new computers only if the overall SPEC rating is at least 12.00. After the said test, will the system manager place order for the purchase of new computers? (10 Marks)

- 2 a. Convert the following pairs of decimal numbers to 5 bit signed 2's complement binary numbers and add them. Also state whether overflow occurs in each case.
 - i) -5 & 7
- ii) -3 & -8
- iii) -10 & -13.

- (06 Marks)
- b. Write a program which evaluates the expression A×B+C×D in a single accumulator processor. Assume that processor has load, store, multiply and add instructions and all the values fit in the accumulator.

 (05 Marks)
- Explain how the parameters are passed to a subroutine? Write a program to multiply a list of 'n' numbers stored in memory, which calls a subroutine namely, LISTMUL and trace the program with suitable example.
- a. In modern computers, why interrupts are required? Support your claim with a suitable example. (06 Marks)
 - b. In the interrupt mechanism, how the simultaneous arrivals of interrupts from various (multiple) devices (I/O) are handled? (06 Marks)
 - c. With neat sketches, explain the various approaches to bus arbitration.
- (08 Marks)
- 4 a. With a neat sketch, explain the individual input and output interface circuits. Also elicit their salient features.
 - b. In a computer system, why a PCI Bus is used? With a neat sketch, explain how the read operation is performed, along with the role of IRDY# / TRDY#, on the PCI Bus. (10 Marks)

PART - B

- 5 a. Draw a diagram and explain the working of a 16 mega bit DRAM chip configured as 2M×8. Also explain as to how it can be made to work in fast page mode. (10 Marks)
 - b. Assume that a computer has L1 and L2 caches. The cache blocks consist of 8 words. Assume that the hit rate is same for both caches and that it is equal to 0.95 for instructions and 0.90 for data. Assume also that the times needed to access an 8-word block in these caches are C_1 =1 cycle and C_2 = 10 cycles, then answer the following:
 - i) What is the average access time experienced by the processor if the main memory uses interleaving where the memory access parameters have usual meaning (M=17 with interleaving & M=38 without interleaving, assume that 30% of the instructions in a typical program perform a read or write operations). (04 Marks)
 - ii) What is the average access time if the main memory is not interleaved? (04 Marks)
 - iii) What is the improvement obtained through interleaving? (02 Marks)
- 6 a. Explain in detail, the working principle of a magnetic hard disk. (10 Marks)
 - b. A disk unit has 24 recording surfaces. It has a total of 14,000 cylinders. There are an average of 400 sectors per track. Each sector contains 512 bytes of data. Answer the following questions.
 - i) What is the maximum no. of gigabytes that can be stores in this unit? (04 Marks)
 - ii) What is the data transfer rate in bytes/sec at a rotational speed of 7200 rpm? (03 Marks)
 - iii) Using a 32-bit word, suggest a suitable scheme for specifying the disk address, assuming that there are 512 bytes/sector. (03 Marks)
- 7 a. Draw circuit diagram for binary division. Explain the restoring and non-restoring division algorithms with suitable examples. (10 Marks)
 - b. Explain the concept of carry save addition for the multiplication operation, M×Q=P for 4-bit operands, with diagram & suitable example. (10 Marks)
- 8 a. Explain the process of fetching a word from memory using timing diagram of memory read operation. Also give an example for the same. (10 Marks)
 - b. Write the control sequence of execution of the instruction ADD (R3), R1. For this sequence of instructions the processor is driven by a continuously running clock such that each control step is 2 ns in duration. How long will the processor have to wait in steps 2 & 5, assuming that a memory read operation takes 16 ns to complete? Also compute the percentage of time for which the processor is idle during the execution of this instruction. (10 Marks)

* * * * *

Fourth Semester B.E. Degree Examination, May/June 2010 Computer Organization

Time: 3 hrs.

Max. Marks:100

Note: Answer any FIVE full questions, selecting at least TWO questions from each part.

PART - A

- a. PC contains the address of the instruction stored in main memory of the computer. The instruction is "MOVE (R3), R2". List the steps needed to execute the machine instruction MOVE (R3), R2. (08 Marks)
 - b. Explain with examples, all the generic addressing modes, with assembler syntax. (12 Marks)
- 2 a. Convert the following pairs of signed decimal numbers to 5 bit 2's. Complement the numbers and add them. State whether overflow occurs or not.

i) -14 and 11

- ii) -10 and -13
- iii) -3 and -8.

(06 Marks)

- b. What is word alignment of a machine (microprocessor based system)? Explain. What are the consecutive addresses of aligned words for 16, 32 and 64 bit word lengths of machines? Give two consecutive addresses for each case. (05 Marks)
- c. Bring out the five key differences between subroutine and interrupt service routine.

(05 Marks)

- d. What is the function of an assembler directive? Give two examples of assembler directives used for the reservation of memory locations for variables. State their functions. (04 Marks)
- 3 a. Define and explain briefly the following:
 - i) interrupt.
 - ii) vectored interrupt.
 - iii) interrupt nesting.
 - iv) an exception and give two examples.

(13 Marks)

- b. Explain in brief, with the help of a diagram, the working of daisy chain with multiple priority levels and multiple devices in each level. (07 Marks)
- 4 a. In a computer system, PCI bus is used to connect devices to the processor (system bus) bus. Consider a bus transaction in which the processor reads four 32-bit words from the memory. Explain the read operation on the PCI bus between memory and processor. Give signal and timing diagram. (12 Marks)
 - b. Draw the block diagram of universal bus (USB) structure connected to the host computer. Briefly explain all fields of packets that are used for communication between a host and a device connected to an USB port. (08 Marks)

PART - B

- 5 a. Define and explain the following:
 - i) Memory access time

- ii) Memory cycle time
- iii) Random access memory (RAM)
- iv) Static memories.

(04 Marks)

- b. Differentiate the static RAM (SRAM) and dynamic RAM (DRAM) giving four key differences. State the primary usage of SRAM and DRAM in contemporary computer systems.

 (04 Marks)
- c. Define memory latency and bandwidth in case of burst operation that is used for transferring a block of data to or from synchronous DRAM memory unit. (05 Marks)
- d. Draw a neat block diagram of memory hierarchy in a contemporary computer system. Also indicate relative variation of size, speed and cost per bit, in the hierarchy. (07 Marks)
- 6 a. Explain a simple method of translating virtual address of a program into physical address, with the help of a diagram.

 (08 Marks)
 - b. Explain structural organization of moving head magnetic hard disk, with multiple surfaces for storage of data. Explain how moving head assembly works for reading data. (06 Marks)
 - c. Answer the following with respect to the magnetic disk, the secondary storage device:
 - i) seek time
 - ii) latency
 - iii) access time

(06 Marks)

- 7 a. In carry look ahead addition, explain generate G_i and propagate P_i functions for stage i with the help of Boolean expression for G_i and P_i . (04 Marks)
 - b. Perform signed multiplication of numbers -12 and -11 using both multiplication algorithm. Represent the numbers in 5-bits including sign bit. Give booth multiplier recoding table that is used in the above multiplication. (08 Marks)
 - c. Perform division of number 8 by 3 (8 ÷ 3) using non-restoring division algorithm. (08 Marks)
- 8 a. Draw the block diagram of the three-bus organization of data path, which providess multiple internal paths to enable several transfers to take place in parallel. Label the registers and functional components of the processor and their connection to the respective bus of data path.

 (16 Marks)
 - b. Draw a block diagram of a complete processor and identify the units. (04 Marks)

* * * * *